In real-time data-dominated communication and multimedia processing applications, a multi-layer memory hierarchy is typically used to enhance the system performance and also to reduce the energy consumption. Savings of dynamic energy can be obtained by accessing frequently used data from smaller on-chip memories rather than from large background memories. This paper focuses on the reduction of the dynamic energy consumption in the memory subsystem of multidimensional signal processing systems, starting from the high-level algorithmic specification of the application. The paper presents a formal model which identifies those parts of arrays more intensely accessed, taking also into account the relative lifetimes of the signals. Tested on a two-layer memory hierarchy, this model led to savings of dynamic energy from 40% to over 70% relative to the energy used in the case of flat memory designs.
Introduction
A typical architecture of an embedded signal processing system includes programmable hardware (e.g., DSP core), custom hardware (application-specific accelerator datapaths and logic), controller, and a distributed memory organization [7] . The on-chip memory subsystem is often complemented by an external (off-chip) memory for storing the large amounts of data during the execution of the application.
The memory subsystem is typically a major contributor to the overall energy budget of the system [7] . Savings of dynamic energy (which expands only when memory accesses occur) at the level of the whole memory subsystem can be mainly obtained by accessing frequently used data from smaller on-chip memories rather than from large background (off-chip) memories. As on-chip storage, the scratch-pad memories (SPMs) -software-controlled static or dynamic random-access memories, more energy-efficient than caches -are widely used in embedded systems, in which the flexibility of caches in terms of workload adaptability is often unnecessary, whereas power consumption and cost play a much more critical role. Different from caches, the SPM occupies one distinct part of the virtual address space with the rest of the address space occupied by the main memory. The consequence is that there is no need to check for the availability of the data in the SPM. Hence, the SPM does not possess a comparator and the miss/hit acknowledging circuitry [3] . This contributes to a significant energy (as well as area) reduction. Another consequence is that in cache memory systems, the mapping of data to the cache is done during run-time, whereas in SPM-based systems this can be done either manually by the designer, or automatically -by a compiler, using a suitable algorithm.
With the scaling of the technology below 0.1 µm, the static energy due to leakage currents has become increasingly important. While leakage is a problem for any transistor, it is even more critical for memories: their high density of integration translates into a higher power density that increases temperature, which in turn increases leakage currents significantly. As technology scales, the importance of static energy consumption increases even when memories are idle (not accessed). To reduce the static energy, proper schemes to put a memory block into a dormant (sleep) state with negligible energy spending are required. These schemes normally imply a timing overhead: transitioning a memory block into and, especially, out of the dormant state consumes energy and time. Putting a memory block into the dormant state should be done only if the cost in extra energy and decrease of performance can be amortized. For dealing with dynamic energy, we are interested only in the total number of accesses, and not to their distribution over time. Introducing the time dimension makes the problem of energy reduction much more complex.
Previous Works
The energy-efficient assignment of signals to the on-and off-chip memories has been studied since the late nineties. These previous works focused on partitioning the arrays into copy candidates and on the optimal selection and mapping of these into the memory hierarchy [6] , [15] , [26] . The general idea was to identify the data (arrays or parts of arrays) that are most frequently accessed in each loop nest. Copying these heavily accessed data from the large off-chip memory to a smaller on-chip memory can potentially save energy Copyright c 2008 The Institute of Electronics, Information and Communication Engineers (since most accesses will take place on the smaller copy and not on the large, more energy consuming, original array) and also improve performance † . Many different possibilities exist for deciding on which parts of the arrays should be copy candidates and, also, for selecting among the candidates those which will be instantiated as copies and their assignment to the different memory layers. For instance, Kandemir and Choudhary analyze and exploit the temporal locality by inserting local copies [16] . Their layer assignment builds a separate hierarchy per loop nest and then combines them into a single hierarchy. However, the approach lacks a global view on the (part of) arrays lifetimes in applications having imperfect nested loops. Brockmeyer et al. use the steering heuristic of assigning the arrays having the lowest access number over size ratio to the cheapest memory layer first, followed by incremental reassignments [6] . Hu et al. can use parts of arrays as copies, but they typically use cuts along the array dimensions [15] (like rows and columns of matrices).
The energy-aware partitioning of an on-chip memory in multiple banks has been studied by several research groups, as well. Techniques of an exploratory nature analyze possible partitions, matching them against the access patterns of the application [8] , [23] . Other approaches exploit the properties of the dynamic energy cost and the resulting structure of the partitioning space to come up with algorithms able to derive the optimal partition for a given access pattern [1] , [5] . Leakage-aware partitioning of memory structures is addressed at circuit-level -especially for caches. The cache-decay architecture turns off the cache lines during the time they are not used [18] . The drowsy cache architecture puts the cache lines into state-preserving low-power modes based on usage statistics [13] . These techniques, together with dynamic resizing, require the modification of the internal structure of caches, which are normally highly-optimized designs. On a higher level of abstraction, Kandemir et al. exploit bank locality for maximizing the idleness, thus ensuring maximal amortization of the energy spent on memory re-activation [17] . Golubeva et al. proposed a trace-based architectural approach, considering both the dynamic and static energy consumption [14] .
The storage allocation in a hierarchical organization (on-and off-chip) [21] and the energy-aware partitioning of the SPM into several blocks must be complemented with a comprehensive solution for mapping the multidimensional arrays from the code of the application into the physical memories. This operation aims (a) to map the arrays into an amount of data storage as small as possible, (b) to use mapping functions simple enough in order to ensure an address generation hardware of a reasonable complexity, and (c) to ascertain that any distinct scalar signals (array elements) simultaneously alive be mapped to distinct storage locations. Good overviews of mapping techniques are given in [10] and [27] .
Research Motivation and Contributions
The motivation of this research is summarized as follows:
1. Such a model could be extended to steer also the partitioning of the memory on each hierarchical layer in order to further reduce the dynamic energy consumption. In a later phase, the static energy could be considered as well considering the distribution of the memory accesses over time.
Note that the existent works use as input either a memory trace, which can be very inefficient for applications requiring a very long sequence of datapath instructions (as in the case of deep loop nests, where the ranges of the iterators are large), or overly constrained specifications in syntactical point of view (like specifications having only perfect nested loops).
2. The lack of a model for mapping the multidimensional arrays (signals) to the data memory that takes into account the distributed structure of the memory subsystem and, also, exploits the possible memory sharing between the elements of different arrays.
The existent signal-to-memory mapping techniques focus on shrinking the mapping window of each array separately, allowing implicitly memory sharing only between elements of a same array. This usually leads to excessive data storage allocation. In addition, the existent mapping techniques do not take into account that the memory subsystem may have a distributed structure. This paper presents a formal model based on lattices [22] , which allows to identify with accuracy those parts of arrays from a given application code that are more intensely accessed for read or write operations. Storing onchip these parts of arrays yields the highest reduction of the dynamic energy consumption in a hierarchical memory subsystem. Since the mathematical model is very general, the proposed approach is able to handle the entire class of affine specifications [7] , the code being organized in sequences of loop nests having as boundaries linear functions of the outer loop iterators, conditional instructions where the conditions may be both data-dependent or data-independent (relational and/or logical operators of linear functions of loop iterators), and multidimensional signals whose array references have (possibly complex) linear indices. The model was tested for the time being assuming two memory layers -on-chip scratch-pad and off-chip memories -focusing on the reduc- † Note that this problem is basically different from caching for performance [12] , where the question is to find how to fill the cache such that the data needed have been loaded in advance from the main memory.
tion of the dynamic energy consumption due to memory accesses. Extensions of the model to the exploitation of memory banking, or dealing with an arbitrary number of memory layers, as well as taking also into account the leakage energy consumption, will be considered in the future.
In addition, this methodology solves in a consistent way the problem of mapping the multidimensional arrays to the physical memory † . Similarly to [25] , our approach computes bounding boxes for live elements in the index space of arrays, but, since this algorithm works not only for entire arrays, but also parts of arrays (like, for instance, array references or, more general, sets of array elements represented by lattices), this signal-to-memory mapping technique can be also applied in a multi-layer memory hierarchy [27] .
The rest of the paper is organized as follows. Section 2 presents a formal model used to detect the parts of the arrays intensely accessed during memory operations when the high-level specification code of the application is executed. Section 3 discusses the assignment of these array parts to the memory layers of the hierarchical memory subsystem such that the reduction of the dynamic energy consumption in the hierarchical memory subsystem be maximized subject to the on-chip storage constraints. Section 4 discusses implementation aspects and presents experimental results. Finally, Sect. 5 summarizes the main conclusions of this research.
Polyhedral Framework for the Reduction of the Dynamic Energy Consumption in the Memory Subsystem

Basic Definitions
An
in the scope of a nest of n loops having the iterators i 1 , . . . , i n , is characterized by an iterator space and an index space. The iterator space signifies the set of all iterator vectors i = (i 1 , . . . , i n ) ∈ Z n in the scope of the array reference. The index (or array) space is the set of all index vectors x = (x 1 , . . . , x m ) ∈ Z m of the array reference. When the indices of an array reference are linear expressions with integer coefficients of the loop iterators, the index space consists of one or several linearly bounded lattices [24] :
where x∈ Z m is the index vector of the m-dimensional signal and i∈ Z n is an n-dimensional iterator vector. For instance, in the nested loops f or
Without decrease in generality, it will be assumed along this paper that each array reference can be represented as a single lattice, although several lattices may be needed in the general case (for instance, an array reference in the scope of a condition i f (i j) has two lattices, one for i j + 1 and one for i j − 1).
The specifications are considered to be procedural, therefore the execution ordering is induced by the loop structure and it is thus fixed † † . The goal is to identify the parts of the arrays in the given algorithmic specification that are heavily accessed during the code execution. This can be accomplished (as it will be seen) by a partitioning of each index space into sets which are all lattices (linearly bounded).
The Index Space of an Array Reference
Let { x = T · i + u | A · i b } be the linearly bounded lattice of a given array reference. This section will show how to model the index space of an array reference, that is, what are the relations satisfied by the coordinates x of the points in this set. After the theoretical part, illustrative examples will be provided.
For any matrix T ∈ Z m×n having rank T = r, and assuming the first r rows of T are linearly independent † † † , there exists a unimodular matrix † † † † S ∈ Z n×n such that
, where H 11 ∈ Z r×r is a lower triangular matrix with positive diagonal elements, and H 21 ∈ Z (m−r)×r [22] . The block matrix is called the reduced Hermite form of matrix T.
Denoting x = x 1 x 2 , and u = u 1 u 2 (where x 1 , u 1 are r-dimensional vectors), it follows that x 1 = H 11 j 1 + u 1 . As H 11 is nonsingular (being lower triangular of rank r), j 1 can be obtained explicitly:
11 (x 1 − u 1 ) ( 3 ) † Although our methodology for memory management takes into account the mapping problem as well, this topic is only marginally addressed in this paper. A thorough presentation of our mapping model able to cope with memory hierarchy is given in [27] .
† † The search space becomes much larger still when also the available freedom in loop organization is incorporated. If the original loop ordering is not optimally suited to exploit data locality, code transformations should be applied (like in [15] , for instance) in an earlier phase to increase it.
† † † This assumption does not decrease the generality: it is done only to simplify the formulas, affected otherwise by a row permutation matrix.
† † † † A square matrix with integer elements whose determinant is ± 1.
The iterator vector i results with a simple substitution:
11 (x 1 − u 1 ) + S 2 j 2 where S 1 and S 2 are the submatrices of S containing the first r, respectively the last n − r, columns of S. As the iterator vector must represent a point inside the iterator space A · i b, it follows that:
If r < n, the n − r variables of j 2 can be eliminated with the Fourier-Motzkin technique [9] .
As the rows of matrix H 11 are r linearly independent r-dimensional vectors, each row of H 21 is a linear combination of the rows of H 11 . Then from (2), it results that there exists a matrix C ∈ (m−r)×r such that †
Taking into account that the elements of j 1 must be integers, it follows (by multiplying and dividing the right member of (3) with det H 11 ) that the points x inside the index space must additionally satisfy the divisibility constraints
where h
T i
are the rows of the matrix with integer coefficients det H 11 · H −1 11 , and a|b means "a divides b." According to (6) , when r = n, the points x are uniformly spaced along the r linear independent coordinates, the size of gaps in these dimensions being equal to the diagonal elements of H 11 : if h ii are the diagonal elements of matrix H 11 , it can be verified that the divisibility constraints (6) are not affected when x 1 is subject to translations of
The system of inequalities (4), the equations (5), and the divisibility conditions (6) characterize the index space of the given array reference. Several examples will illustrate the generality of this model.
, u=u 1 = 0 0 ,
H 21 , x 2 , u 2 do not exist since m − r = 2 − 2 = 0), the inequalities (4) with x 1 = x y are: 6 x 0, 18 −5x + 3y 0, representing the first quadrilateral in Fig. 1 . Not all the lattice points in the quadrilateral have coordinates the index values of the array reference. Only the lattice points satisfying also the divisibility conditions (6): 6 2x (or 3 x) and 6 − 5x + 3y belong to the index space. Note also that these lattice points, colored black in the figure, are uniformly spaced along the two axes Ox and Oy, the size of the gaps in these dimensions being 3 and 2, the diagonal elements of H 11 .
, and S 1 =S. S 2 , j 2 do not exist since n − r = 2 − 2 = 0; H 21 , x 2 , u 2 do not exist since m − r = 2 − 2 = 0. The inequalities (4) are: 2 2x − y 0, 3 −5x + 3y 0. As det H 11 = 1, there are no divisibility conditions (6) .
, it follows that T·S= 1 0 2 0 , H 11 = [1] , and
. Since m − r = 2 − 1 = 1, the points (x, y) in the index space satisfy one equation of type (5): y − 7 = 2(x − 4). The system of inequalities (4) is: 2 t 0, 7 x − 3t 4, where the vector j 2 has one element (since n − r = 1) denoted t. The system of inequalities can be reduced here to 13 x 4. There are no divisibility conditions (6) since det H 11 = 1.
While the basic operations with lattices are performed using their definition (1) as images of iterator polytopes, it is the array (index) space of the signals that has to be partitioned (based the intensity of memory accesses). The mapping of the iterator space into the array space of a signal performed by a linearly bounded lattice (or, in particular, by an array reference) -described and exemplified in this sec- † The coefficients of matrix C are determined by backward substitutions from the equations: H 21 .row(i) = tion -is used in the array space partitioning for all the signals in the algorithmic specification (see the next section).
The Partitioning of the Array Space of a Signal
The decomposition of the array space of every indexed signal into disjoint bounded lattices can be performed analytically by a recursive intersection, starting from the array references in the code. Let S be a multidimensional signal in the algorithmic specification. A high-level pseudo-code of its array space partitioning is given below:
let L S be the initial collection of lattices of signal S;
// these are the lattices of the array references of S do The intersection and difference operations with linearly bounded lattices are thoroughly explained in [2] . Figure 2(b) shows the result of the array space decomposition for the 2-dimensional signal A from the illustrative (affine) algorithmic specification in Fig. 2(a) . The array space of A was partitioned into 11 disjoint lattices † A0, A1, . . ., A10 -as shown in Figs. 2(b)-(c) ; each array reference in the code is either a disjoint lattice itself or it can be written as a union of disjoint lattices. For instance,
The partitioning of the array space into disjoint lattices allows to build a map of the intensity of memory accesses and detect with precision the zones of the array space which are the most heavily accessed.
Hierarchical Memory Layer Assignment
The decomposition of the index space of each multidimensional signal allows to compute the number of memory accesses when addressing the different parts of the arrays. In order to determine the number of memory accesses to the array elements covered by a certain lattice, the following computation scheme is used: #accesses = 0; for (all the array references including the given lattice) select an array reference and find the set of iterators mapped by the array reference into that lattice; #accesses += size of this set; † Since there are no divisibility conditions (6), the lattices are actually Z-polytopes [11] in the array space.
end for;
Example: Compute the number of memory (read) accesses to the partition (lattice) A10 (see Fig. 2(b) ).
Since A10 is included in the array references A[k][i] from all the three loop nests and, in addition, it coincides with the operand A [5] [j] from the second loop nest, the contributions of these 4 array references must be computed. Since the set A10 is {x = 5, y = t | 256 t 32} and the lattice of the array reference A[k][i] in the first loop nest is {x = k, y = i | 256 j 32, 8 k 0, j + 32 i j − 32}, the set of the iterators mapped by the array reference
The size of this set is 13,569 [4] , [11] .
The contributions of the other two array references A[k][i] are also 13,569 accesses each. Since the set of the iterators mapped by the array reference
32, 9 t 2 1, t 1 + 32 t 3 t 1 − 32}, the contribution of A [5] [j] is 131,625 accesses -the size of this set. In conclusion, the total number of accesses to the lattice A10 is 13,569 × 3 + 131,625 = 172,332. Figure 2(b) displays also the number of read accesses for each of the 11 lattices partitioning the array space of signal A.
Similarly as in [15] , the potential benefit of loading a partition into the scratch-pad memory is quantified by a gain factor
In Fig. 2(c [148] is accessed 65 times.) However, this approach allows to identify those parts of arrays more accessed than others, without descending at scalar level -which could be computationally prohibitive. Different from other previous works, the parts of arrays that are candidates to be loaded in the SPM are not restricted to arrays references and their cuts along the coordinates, but on the partitions of the array space exhibiting high-value gain factors. It can be seen from Fig. 2(c) that the array reference A[k] [i] in the first loop nest, covering the columns 0 to 8 of the array space, has zones accessed with very different intensities. Even cutting along the dimensions x and y, the cut lines would intersect areas of very different gain factors. The exploration of the partitions having high gain factors leads to a better reduction of the dynamic energy, as shown in Sect. 4 .
Note that every element of the arrays D and Dopt is accessed exactly once for reading and once for writing. Actually, it can be shown that the storage requirement for any of the signals D and Dopt is only one memory location: two registers in the datapath represent the best memory allocation solution for these two signals.
The mapping of the signal partitions to the off-chip and scratch-pad memories is done using a model thoroughly described in [27] . According to it, for each n-dimensional signal A, a maximal window W A = (w 1 , . . . , w n ) bounding the simultaneously alive elements is computed; any access to an element A[index 1 ] . . . [index n ] of the array is then redirected to a memory location W A [index 1 mod w 1 ] . . . [index n mod w n ] relative to a base address. The bounding window is computed such that any two distinct live array elements cannot be mapped by the modulo operations to the same location into the physical memory. Due to our lattice-based framework, the bounding windows are computed not only for the whole arrays, but also for the partitions (lattices) to be loaded in the SPM (their windows being typically "smaller" than the corresponding array window).
Experimental Results
A hierarchical memory allocation tool has been implemented in C++, incorporating the polyhedral model described in this paper. For the time being, the tool supports only a two-level memory hierarchy, where an SPM is used between the main memory and the processor core. The dynamic energy is computed based on the number of accesses to each memory layer. In computing the dynamic energy consumptions for SPM and main (off-chip) memory, the CACTI v4.2 power model [28] is used † . In general, the ratio between the energy consumed by an SPM access and the main memory varies between one and two orders of magnitude. The energy per access for an SPM is not constant, but a size-dependent function -the energy per access tends to increase as the SPM size grows; however, for small SPM sizes up to a few KBytes the energy per access is relatively constant. Typical SPM and main memory energy values for read accesses are 0.048 nJ and 3.57 nJ, respectively (assuming memory sizes used in the illustrative example). The dynamic energy values for write accesses are slightly higher. Figure 3 displays the dependence of the dynamic energy consumption as a function of the SPM size. The first bar is the reference and corresponds to a "flat" memory design, in which all operands have to be retrieved from the Fig. 3 Variation of the dynamic energy consumption with the SPM size for the illustrative example in Fig. 2(a) . † The CACTI model can be used to estimate the energy consumption for SPMs as explained and exemplified in [3] (Appendix A). Storing on-chip all the signals is, obviously, the most desirable scenario in point of view of dynamic energy consumption. We assumed that the SPM size is constrained to smaller values than the overall storage requirement. In our tests, we computed the ratio between the dynamic energy reduction and the SPM size; the value of the SPM size maximizing these ratio was selected, the idea being to obtain the maximum benefit for the smallest SPM size. In this example, an SPM of 675 locations (and a main memory of 2,601 − 675 = 1,926 locations) satisfies this condition.
Note that Brockmeyer et al. [6] perform the assignment of the multidimensional signals to the memory layers at the level of entire arrays. The quantitative measure of their assignment approach is the average number of accesses per array element. For the illustrative example in Fig. 2(a) , the average number of accesses to signal A is 248.42 (since there are 789,750 read accesses to the 3,179 A-elements). As it is shown in Fig. 2(c) , the number of memory accesses can be very unevenly distributed in the array space † . Our model clearly offers a higher flexibility, identifying those parts of arrays that are heavily accessed, which can be significantly smaller than the whole array space (only about 21% in the example from Fig. 2 ).
Let us assume now that the SPM candidates can be combinations of cuts along the array dimensions, as in [15] . If the size of the SPM is limited to 675 bytes (the total size of the lattices A8, A9, A10), up to 61 rows of signal A can be stored in the SPM. Selecting the "middle" 61 rows (since they are the most accessed) 114-174, each one having 3,510 accesses, the dynamic energy saving versus a flat 1-layer (off-chip) memory subsystem is 26.7% -since 214,110 accesses will be directed to the SPM. On the other hand, storing the lattices A8, A9, A10 in the SPM entails 3 × 172,332 = 516,996 accesses to the SPM and, consequently, a reduction of dynamic energy consumption by 64.6%. Table 1 summarizes the results of our experiments, carried out on a PC with a 1.85 GHz Athlon XP processor and 512 MB memory. The benchmarks used are algebraic kernels (like Durbin's algorithm for solving Toeplitz systems) and algorithms used in multimedia applications (like, for instance, an MPEG4 motion estimation algorithm). The table displays the numbers of array references, scalar signals, and memory accesses; the data memory size (in storage locations/bytes) and the dynamic energy consumption assuming only one (off-chip) memory layer; the SPM size and the savings of dynamic energy applying, respectively, a previous model steered by the gain factors of whole arrays [6] , a previous model steered by the most accessed array rows/columns [15] , and the current model, versus the single-layer memory scenario; the CPU times.
The sizes of the main memory and of the SPM were evaluated after the mapping of the signals into the physical memories. The mapping algorithm [27] computes maximal bounding windows (the general idea is explained in the last paragraph of Sect. 3) for each signal based on the bounding windows of all the lattices extracted from the code. The main memory size is the total size of these windows. Since in our model the SPM stores the intensely-accessed parts of the signals represented also by lattices, the same mapping algorithm [27] operating with only that subset of lattices was used to compute the size of the SPM.
Our experiments show that the savings of dynamic energy consumption are from 40% to over 70% relative to the energy used in the case of a flat memory design. Although previous models produce important energy savings as well ( [15] yields better results than [6] due to a higher flexibility in selecting the 'copy candidates'), our model led to 20-33% better savings than them. The energy consumptions for † In this illustrative example, it varies from 1 (e.g., for the element A [0] [0]) to 780 accesses (e.g., for A [5] [144]). the motion estimation benchmark were, respectively, 1894, 1832, and 1522 µJ; the saved energies relative to the energy in column 6 are displayed as percentages in columns 8-10.
Conclusions
This paper has presented a formal model which allows to partition the index space of the arrays from data-dominated applications such that those array parts heavily accessed are identified and stored in scratch-pad memories in order to diminish the dynamic energy consumption due to memory accesses. This model led to energy savings of, typically, 40-70% and proved to be better than previous models based on array references and their cuts along the main dimensions.
